now everything is going to become an ASIC nostr:note10vd2saljarurw08vrhzzhngt6le7lpuuza7enjea9qxufqptg38q20k3lt

Reply to this note

Please Login to reply.

Discussion

Could I get an asic that says good morning for me at a hardware level?

no but you can make an FPGA

That doesn't sound nearly as cool. Off the shelf FPGA vs a factory dedicated to making the latest and greatest GM ASICs.

But the design.

We can get USAID to fund it np. It'll get done.

High volume functions will likely ASICize.

Lower end process nodes are becoming dirt cheap

I feel like we may be heading towards a very high parallelism future (it is better in terms of PPA to have more cores at lower speeds than to have less cores at higher speeds)

Just thread it all out and report back findings. You're probably right. It happened in the cloud first with horizontal and now horizontal scaling is commoditizing. 🤔🤔🤔

This is how AMD is going with EPYC too and Bergamo, smaller cores, less cache, less ALUs etc. Minor perf drop massive area gains

Time to fix all the shitty software