Is it possible to multiply a clock in a Verilog testbench? It absolutely does not need to be synthesizable, this is purely for simulation

I can generate clocks of different frequencies with "always begin" + delays but I want to guarantee a edge alignment or a phase shift

Boosts for visibility appreciated!

#verilog #fpga #hardware #openhardware