Testing BItSatRelay post Weekly system reboot
I notice lately that the Software defined radio ( SDR ) start having some FPGA buffer/ memory issues after about a weeks of continuous operations. A simple reboot seems to rectify this. Will keep a track of this issue, see if something can be done , else build in some reboot automation.