provided on most microprocessors

NMI cannot be disabled, interrupt latency, response, and recovery are minimal