You need to watch bitluni live on youtube. These 2 crazy guys do a full asic design in a 6.5 hr live stream. Real hacker spirit.

I only know a little bit about Verilog and these guys make everything so interesting.

Wow.

Also for powersaving you can look at femtosenses use of ai and strategically placed memory for noise reduction using low power.