it is economically infeasible to:

- Make an IC design that uses only open IP blocks

- Find a good process node with an open PDK

- Do reproducible synthesis, placement, routing and other steps of the ASIC flow

- Verify with extremely high confidence that ICs received are the same as the sent mask