So what jumps to mind is letting this thing rip on an FPGA to design an ISA to pair hardware to an llm architecture.